As ASIC designs transition to systems on a chip (SoC), designers wrestle with increased complexity, escalating development costs and accelerating design cycles. In addition, advancing technology is exacerbating formerly parasitic effects such as RC delay and capacitive coupling into first-order effects.
IP and System Design
Large SoCs consist of tens of millions of devices, with an increase of at least another order of magnitude over the next five years. This complexity increases the pressure for designs to share a common architecture, or "platform," that is targeted to a family of similar applications, such as multimedia or wireless systems.
Adding a small portion of specific logic and intellectual property (IP) customizes a platform, which raises the need for easy integration of proprietary and third party IP. One solution to enable such design reuse is in the form of libraries of reusable building blocks and methodologies. Designers can enable the reuse of library elements by instantiating them according to a given methodology that ensures their proper use. The trend towards hierarchical chip-level tools, such as extraction, synthesis, timing analysis, etc., that will support IP is accelerating because of the critical need for such IF' reuse.
As semiconductors become larger parts of electronic systems, all the way to a complete system on a chip, system design increasingly becomes chip design and vice versa. System-level design tools must be tightly integrated with traditional EDA tools. But system design is also more domain-specific than the more generic logical and physical design. This need for application to more specific domains results in various system-level abstractions, such as DSP, reactive control, protocols, etc. System-level design tools are increasingly addressing more of these abstractions to expand their scope and provide greater versatility for a broader set of applications.
Open SystemC
More and more functionality of SoCs is being implemented in software, which creates another challenge: How does a designer integrate this software effectively with hardware? Open SystemC is one solution. Open SystemC is a set of C++ class libraries that enable electronic design at the system level. It provides an important framework for designing software and hardware in a common language. SystemC includes language elements necessary to effectively address hardware design, which are also written in C/C++. This approach is particularly promising for SoCs that consist mainly of software. A suite of tools and methodologies is being developed around SystemC that significantly accelerate the design of electronic systems. (SystemC follows the community sourcelicensing model and can be downloaded from the Open SystemC Initiative's website at www.SystemC.org/.)
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Logical and Physical Design
Advancing technology is exacerbating what were previously parasitic effects to the point that they are becoming first-order effects. Even using copper and low-k dielectrics, the RC delay (resistance-capacitance) of the wires, or "interconnect," at 0.18pm rivals the delay of the circuits. To be able to calculate delays accurately and obtain timing closure, a designer must know not only the logic of a system, but also the length of the interconnect. And the only way to gauge the length of the interconnect is to know the placement of each of a system's elements. The solution is to unify synthesis, placement and, eventually, routing into one EDA tool that optimizes the logic and the interconnect simultaneously.
At 0.13pm you have even more problems. The degradation of signal integrity also becomes a first-order effect. It can be caused by capacitive cross-coupling, by inductive effects, by IR voltage drop (current resistance) and by substrate noise injection. Fast and accurate analysis of signal integrity becomes a must. Such analysis will avoid and correct signal integrity problems in logical and physical design.
Many other unwanted effects, such as electro migration, process-antenna effect, thermal stress, etc., will increasingly influence design technology as well.
Design Verification
Design verification is facing the complexity challenge across multiple dimensions. Not only is circuit complexity increasing exponentially, but so is the number of cases (test vectors) to be verified. As a result, design verification technology is changing along multiple vectors.
One direct solution to verifying increased complexity is to increase the verification speed. Digital simulators continue to increase their speed by raising the level of abstraction (from gates to RTL, from events to cycles, from detailed to coarser models) and by applying faster techniques (compiled code, special optimizations). We expect this trend to continue.
Secondly, more sophisticated test-bench environments and coverage-measuring tools can successfully complement simulation environments. Lastly, design verification is also progressing by introducing more formal techniques. In this realm, static timing analysis and equivalence checking have already been widely adopted, and we expect property checking to be in widespread practical use soon.
Summary
The demand for ever-more complex electronic systems is driving the need for new design technology. This presentation introduces my view of the progress to be expected in the next few years in design technology for IP, system design, logical and physical design and design verification. EDA tools and methodologies have met the challenge of Moore's Law at every stage; and with the innovations occurring in EDA R&D labs as we speak, I expect that trend to continue.
